GaAs has been considered to replace Si in logic applications for decades due to its high electron mobility [1] . To achieve high on-current surface-channel inversion-mode nchannel metal-oxide-semiconductor field-effect transistors (MOSFETs) on GaAs (100) substrate is a long-time challenge. The main obstacle is the lack of high-quality, thermodynamically stable dielectric on GaAs that can match the device criteria as SiO 2 on Si such as a mid-gap interface trap density (D it ) around 10 10 cm -2 eV -1 . During the past decades, tremendous efforts have been made to improve the oxide/GaAs interface with most of focus on different types of oxides and formation methods [2] [3] [4] [5] [6] [7] [8] [9] [10] . Recent work finds that the oxide/GaAs interface quality is strongly dependent on semiconductor surface orientations. GaAs MOSFETs fabricated on (111)A surface exhibit much higher on-state current (I ON ) than other surface-orientations such as (100) and (111)B even with the same atomic-layer-deposited (ALD) oxide [11] . More interestingly, much larger I ON can be achieved on GaAs (111)A substrate with single crystalline La-based oxide dielectrics by atomic-layer-epitaxy (ALE) [12] . Mid-gap D it or Fermi-level-pinning problem is significantly reduced with epitaxial La 2 O 3 on GaAs (111)A surface [13, 14] , because the number of dangling bonds are dramatically reduced due to the nature of epitaxial III-V devices. [15] [16] [17] [18] [19] [20] [21] [22] [23] Figure 1(a) and 1(b) show the schematic view and cross-sectional view of a GaAs
WaveFET in this work fabricated on a semi-insulating GaAs (100) substrate with an ALE high-k dielectric. The detailed process flow is described in Figure 2 (a). An HF and H 2 O 2 based anisotropic wet etching process [24] was applied to form the wave structure with
Ti/Au as hard mask illustrated in Figure 2 (b). MOSFET fabrication starts with 2-inch semi-insulating GaAs (100) substrates. As-received wafers were first degreased by acetone, methanol and isopropanol, then wave patterns were defined by electron beam lithography and Ti/Au were deposited by electron beam evaporator. After lift-off process, periodically patterned Ti/Au strip hard masks were formed as illustrated in Figure 2 (b).
Then, the wafers were dipped into HF (49%): H 2 O 2 (30%) (10:129) based solution to form the wave-shaped channels. (111)A surface was obtained due to the anisotropic property of the wet etching process [25] . The realization of (111)A other than (111)B is further confirmed by the electrical properties of the fabricated devices since the Fermi level on (111)B is expected to be pinned [11] . After removal of Ti/Au hard mask by KI solution, the wafers were dipped into buffered oxide etch (BOE) for 30s and then soaked in 10% (NH 4 ) 2 S for 15min for surface passivation. After deionized water rinse, the wafers were quickly transferred into ALD deposition chamber. The illustration of anisotropic wet etch process (HF and H 2 O 2 ) is shown in Fig. 3 .
In this process, the wave patterned direction is critical. The wave structure has to be patterned along ( � ) other than ( ) as shown in Figure 3 
